Difference between revisions of "FPGA Design Environment"
From Course Wiki
| (8 intermediate revisions by one user not shown) | |||
| Line 5: | Line 5: | ||
[http://www.altera.com/literature/an/an351.pdf Simulating Nios II Embedded Processor Designs] | [http://www.altera.com/literature/an/an351.pdf Simulating Nios II Embedded Processor Designs] | ||
| − | ==Altera | + | ==Altera macro documentation== |
| − | [http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf Altera SGDMA documentation] | + | [http://www.altera.com/literature/hb/nios2/qts_qii55003.pdf Altera SGDMA] |
| + | |||
| + | [http://www.altera.com/literature/ug/ug_fifo.pdf FIFO] | ||
| + | |||
| + | ==Nios II processor== | ||
| + | [http://www.altera.com/literature/lit-nio2.jsp Nios II processor literature] | ||
| + | |||
| + | [http://www.altera.com/literature/hb/nios2/n2sw_nii5v2.pdf Nios II software developer's handbook] | ||
| + | |||
| + | [http://www.altera.com/literature/hb/nios2/n2sw_nii52010.pdf HAL API reference] | ||
| + | |||
| + | [http://www.altera.com/literature/hb/nios2/n2sw_nii52007.pdf Cache and tightly-coupled memory] | ||
| + | |||
| + | ==Development boards== | ||
| + | |||
| + | [http://www.altera.com/products/devkits/altera/kit-cyc3.html#documentation Cyclone III development board] | ||
| + | |||
| + | [http://www.altera.com/literature/manual/rm_data_conversion_hsmc.pdf Data conversion HSMC card] | ||
| + | |||
| + | [http://www.analog.com/en/analog-to-digital-converters/ad-converters/AD9254/products/product.html Analog Devices AD9254 A to D converter] | ||
Latest revision as of 18:22, 20 June 2010
ModelSim
Quartus II Handbook ch. 3: ModelSim Support
Simulating Nios II Embedded Processor Designs
Altera macro documentation
Nios II processor
Nios II software developer's handbook
Cache and tightly-coupled memory
