Difference between revisions of "FPGA Design Environment"
From Course Wiki
(→Nios II processor) |
|||
| Line 21: | Line 21: | ||
[http://www.altera.com/literature/manual/rm_data_conversion_hsmc.pdf Data conversion HSMC card] | [http://www.altera.com/literature/manual/rm_data_conversion_hsmc.pdf Data conversion HSMC card] | ||
| + | |||
| + | [http://www.analog.com/en/analog-to-digital-converters/ad-converters/AD9254/products/product.html Analog Devices AD9254 A to D converter] | ||
Revision as of 15:34, 11 June 2010
ModelSim
Quartus II Handbook ch. 3: ModelSim Support
Simulating Nios II Embedded Processor Designs
Altera macro specifications
Nios II processor
Nios II software developer's handbook
Cache and tightly-coupled memory
